The performanceofa pipelined processorsuffers if

A

the pipeline stages havedifferent delays

B

consecutive instructions are dependent on each other

C

the pipeline stages share hardware resources

D

all of these