Which is the correct orderofdifferent process steps for a typical FPGA design?

A

Functional simulation, Synthesis, Place & Route, Timing Verification

B

Functional simulation, Timing Verification, Synthesis, Place & Route

C

Timing Verification, Synthesis, Functional simulation, Place & Route

D

Synthesis, Functional simulation, Timing Verification, Place & Route