The logic function implemented by following circuit can be represented as

A

y=[(AB)+(B+C)+(B+D)]'

B

y=[(AB)+(A+C)+(B+D)]'

C

y=[(AB)'+(A+C)'+(AB+D)']

D

y=[(AB)+(A+C)+(AD)]'